



UNITED STATES PATENT AND TRADEMARK OFFICE

UNITED STATES DEPARTMENT OF COMMERCE United States Patent and Trademark Office Address: COMMISSIONER FOR PATENTS P.O. Box 1450 Alexandria, Virginia 22313-1450 www.uspto.gov

APPLICATION NO. FILING DATE		FILING DATE	FIRST NAMED INVENTOR	ATTORNEY DOCKET NO.	CONFIRMATION NO.	
09/522,470 03/09/2000		03/09/2000	Hiroshi Katakura	000267 3147		
23850	7590	12/02/2004		EXAMINER		
		, KRATZ, QUINTO	DO, CHAT C			
1725 K ST SUITE 10		, NW		ART UNIT	PAPER NUMBER	
WASHIN	GTON,	DC 20006	2124			
			DATE MAILED: 12/02/2004			

Please find below and/or attached an Office communication concerning this application or proceeding.

	<u> </u>				
	i .	Application	No.	Applicant(s)	
•	Office Action Commons	09/522,470		KATAKURA ET AL.	
	Office Action Summary	Examiner		Art Unit	
		Chat C. Do		2124	
 Period for	The MAILING DATE of this communication ap Reply	pears on the c	over sheet with the co	orrespondence ad	dress
THE MA - Extension after SD - If the pe - If NO pe - Failure Any rep	RTENED STATUTORY PERIOD FOR REPLAILING DATE OF THIS COMMUNICATION. A ILING DATE OF THIS COMMUNICATION. (6) MONTHS from the mailing date of this communication. (6) MONTHS from the mailing date of this communication. (7) It is specified above is less than thirty (30) days, a reperiod for reply is specified above, the maximum statutory period to reply within the set or extended period for reply will, by statut by received by the Office later than three months after the mailing patent term adjustment. See 37 CFR 1.704(b).	136(a). In no event bly within the statuto will apply and will e e, cause the applica	, however, may a reply be tim ry minimum of thirty (30) days xpire SIX (6) MONTHS from t tition to become ABANDONED	ely filed will be considered timel he mailing date of this c 0 (35 U.S.C. § 133).	
Status					
1)⊠ R	esponsive to communication(s) filed on 7/8/	04; 8/18/04; 8	<u>/31/04</u> .		
2a)⊠ T	his action is FINAL . 2b) ☐ Thi	s action is nor	n-final.		
3)□ S	ince this application is in condition for allowa	ance except fo	r formal matters, pro	secution as to the	e merits is
С	osed in accordance with the practice under	Ex parte Quay	/le, 1935 C.D. 11, 45	3 O.G. 213.	
Dispositio	in of Claims				
4)⊠ C	; laim(s) <u>1,2,7,8,13 and 15</u> is/are pending in tl	he application			
-	a) Of the above claim(s) is/are withdra				
	laim(s) <u>7</u> is/are allowed.				
6)⊠ C	laim(s) <u>1,2,8,13 and 15</u> is/are rejected.				
7)□ C	laim(s) is/are objected to.				
8)□ C	laim(s) are subject to restriction and/o	or election req	uirement.		
Application	n Papers				
9)∐ Tł	ine specification is objected to by the Examin	er.			
10)□ TI	ne drawing(s) filed on is/are: a)□ acc	cepted or b)	objected to by the E	xaminer.	
Α	pplicant may not request that any objection to the	e drawing(s) be	held in abeyance. See	37 CFR 1.85(a).	
R	eplacement drawing sheet(s) including the correct	ction is required	if the drawing(s) is obj	ected to. See 37 C	FR 1.121(d).
11)[Ti	ne oath or declaration is objected to by the E	xaminer. Note	the attached Office	Action or form P	ΓO-152.
Priority un	i der 35 U.S.C. § 119				
12)□ A	cknowledgment is made of a claim for foreigi	n priority unde	er 35 U.S.C. § 119(a)	-(d) or (f).	
· ·	All b) Some * c) None of:			., .,	
1	□ Certified copies of the priority documen	nts have been	received.		
2	. Certified copies of the priority documen	nts have been	received in Application	on No	
3	. Copies of the certified copies of the price	ority documen	ts have been receive	d in this National	Stage
	application from the International Burea	•	• • • • • • • • • • • • • • • • • • • •		
* Se	e the attached detailed Office action for a lis	t of the certifie	ed copies not receive	d.	
Attachment(s	<u></u>) Interview Summary	(PTO_413)	
	of References Cited (PTO-892) of Draftsperson's Patent Drawing Review (PTO-948)		Paper No(s)/Mail Da	te	
3) 🔯 Informa	tion Disclosure Statement(s) (PTO-1449 or PTO/SB/08	',	i) Notice of Informal Pa	atent Application (PT	O-152)
Paper N	lò(s)/Mail Date <u>7/8/04,8/18/04</u> . ∷	•	6)		

Art Unit: 2124

DETAILED ACTION

- 1. This communication is responsive to Amendment filed 08/31/2004.
- 2. Claims 1-2, 7-8, 13, and 15 are pending in this application. Claims 1-2, 7, 13, and 15 are independent claims. In Amendment, claims 1-2 and 13 are amended; claims 3-6, 9-12, and 14 are cancelled; and claim 15 is added. This action is made final.

Claim Rejections - 35 USC § 112

3. The following is a quotation of the second paragraph of 35 U.S.C. 112:

The specification shall conclude with one or more claims particularly pointing out and distinctly claiming the subject matter which the applicant regards as his invention.

4. Claim 15 is rejected under 35 U.S.C. 112, second paragraph, as being indefinite for failing to particularly point out and distinctly claim the subject matter which applicant regards as the invention.

Re claim 15, the limitation "the first logic level" in line 3 lacks an antecedence basis. For examination purposes, the examiner considers the first logic level as a inverted signal.

Claim Rejections - 35 USC § 102

5. The following is a quotation of the appropriate paragraphs of 35 U.S.C. 102 that form the basis for the rejections under this section made in this Office action:

A person shall be entitled to a patent unless -

(b) the invention was patented or described in a printed publication in this or a foreign country or in public use or on sale in this country, more than one year prior to the date of application for patent in the United States.

Art Unit: 2124

6. Claims 1-2, 8, 13, and 15 are rejected under 35 U.S.C. 102(b) as being anticipated by Freeman (Re. 34,363).

Re claim 1, Freeman discloses in Figure 2 a logic circuit comprising: a first inversion section (21) for inverting a first input signal (A) a first logic level and outputting an inverted first input signal (bar(A)); a second inversion section (22) for inverting a second input signal (B) having a logic level opposite the first logic level and outputting the inverted signal (bar(B)); and a transmission section (transmission lines that connect all signals to 23-26) for selecting between outputting one of the inverted first input signal of first inversion section (output controls by C2 and bar(C2)) and the inverted second input signal of second inversion section (output controls by C3 and bar(C3)) in response to an externally controllable selection signal (Cs) and an inverted signal of the selection signal (bar(Cs)).

Re claim 2, Freeman discloses in Figure 2 a logic circuit (a portion of Figure 2) comprising a first inversion section (21) for inverting a first input signal (A) and outputting the inverted signal (/A); a second inversion section (22) for inverting a second input signal (B) and outputting the inverted signal (/B); a first outputting section (output of 25) for selecting between outputting one of the output of first inversion section (/A) and the output of second inversion section (/B) in response to an externally controllable first selection signal (C1) and an inverted signal of the first selection signal (/A); and a second outputting section (output of 24) for selecting between outputting one of the output of first inversion section and the output of second inversion section in response to

Art Unit: 2124

an externally controllable second selection signal and an inverted signal of the second selection signal (/B and C3).

Re claim 8, Freeman further discloses in Figure 2 comprising a first switching section (area including transmission lines of A, bar(A) and C2, bar(C2)) provided on an input side of first inversion section (21) and capable of performing switching of whether the first input signal should be passed (on) or blocked (off) in accordance with an external control signal (bar(C2)); and a second switching section (area including transmission lines of B, bar(B) and C3, bar(C3)) provided on an input side of second inversion section (22) and capable of performing switching of whether the second input signal should be passed (on) or blocked (off) in accordance with the external control signal (bar(C3)).

Re claim 13, Freeman further discloses in Figure 2 a first inversion section (21) for inverting a first input signal (21) having one of positive logic and negative logic and outputting an inverted first input signal (bar(A)), first inversion section (21) including transistor circuits (col. 4 lines 45-55) each of transistor circuits having a first input signal terminal (input of 21) for the first input signal (A), a first input selection signal terminal (e.g 29c) for the controllable selection signal (e.g C1) and an outputting terminal (input to 23) for outputting the selection signal (C2) or the inverted signal (bar(C2)) based on the logic of the first input signal (A); a second inversion section (22) for inverting a second input signal (B), second inversion section (22) including transistor circuits each (col. 4 lines 45-55) of transistor circuits having a second input signal terminal (input to 22) for the second input signal (B), a second input selection signal terminal (e.g. 29d) for the

Art Unit: 2124

controllable selection signal (e.g. C0) and an outputting terminal (input to 25) for outputting the selection signal (C3) or the inverted signal (bar(C3)) based on the logic of the first input signal; and a transmission section (all the connection bus between inverters to other logic components) for selecting between outputting one of the output of first inversion section (21) and the output of second inversion section (22) in accordance with a logical value which depends upon an externally controllable selection signal (C2 and C3) and an inverted signal of the selection signal (bar(C2) and bar(C3)).

Re claim 15, it has similar limitations cited in claim 1. Thus, claim 15 is also rejected under the same rationale as cited in the rejection of rejected claim 1.

Allowable Subject Matter

7. Claim 7 is allowed.

Response to Arguments

- 8. Applicant's arguments filed 08/31/2004 have been fully considered but they are not persuasive.
 - a. The applicant argued in pages 9 and 11 for independent claims 1-2 that the cited reference by Freeman does not disclose or suggest a transmission section that selects between outputting of the inverted first input signal and the inverted second input signal in response to an externally controllable selection signal and an inverted signal of the selection signal.

The examiner respectfully submits that Freeman clearly discloses in Figure 2 a configuration as cited in the present claim wherein a transmission section (a portion in Figure 2 including 21 and 22 and some other control signals and their inverter) that selects between outputting of the inverted first input signal and the inverted second input signal in response to an externally controllable selection signal and an inverted signal of the selection signal. Let say the output of bar(A) and bar(B) is controlled externally signals (Cs) by either C2 or C3 (C3= bar(C2)) wherein Cs is just a configuration control bits which would be set or preset.

b. The applicant argued in page 10 for claim 8 that Freeman does not disclose the first and second switching sections are provided on the input side of the first and second inversion sections respectively.

The examiner respectfully submits that Freeman clearly discloses the limitations cited in the claim in Figure 2 wherein first and second switching sections are area of configuration including transmission lines of A and B respectively and some other configuration control bits (Cs) for controlling or selecting the switching sections.

c. The applicant argued in page 12 for independent claim 13 that Freeman does not the claimed first and second inversion section including transistor circuits, each transistor circuit having a first and second input signal terminal for the first and second input signal.

Art Unit: 2124

Page 7

The examiner respectfully submits that Freeman discloses in Figure 2 purely a first inversion section including transistor circuits including inverter 21 and one of a dot connection or switching ON/OFF. These basic logic circuits are composed of transistors as its basic structure.

Conclusion

9. Applicant's amendment necessitated the new ground(s) of rejection presented in this Office action. Accordingly, **THIS ACTION IS MADE FINAL**. See MPEP § 706.07(a). Applicant is reminded of the extension of time policy as set forth in 37 CFR 1.136(a).

A shortened statutory period for reply to this final action is set to expire THREE MONTHS from the mailing date of this action. In the event a first reply is filed within TWO MONTHS of the mailing date of this final action and the advisory action is not mailed until after the end of the THREE-MONTH shortened statutory period, then the shortened statutory period will expire on the date the advisory action is mailed, and any extension fee pursuant to 37 CFR 1.136(a) will be calculated from the mailing date of the advisory action. In no event, however, will the statutory period for reply expire later than SIX MONTHS from the date of this final action.

Any inquiry concerning this communication or earlier communications from the examiner should be directed to Chat C. Do whose telephone number is (571) 272-3721. The examiner can normally be reached on M => F from 7:00 AM to 5:30 PM.

Art Unit: 2124

If attempts to reach the examiner by telephone are unsuccessful, the examiner's supervisor, Chaki Kakali can be reached on (571) 272-3719. The fax phone number for the organization where this application or proceeding is assigned is 703-872-9306.

Information regarding the status of an application may be obtained from the Patent Application Information Retrieval (PAIR) system. Status information for published applications may be obtained from either Private PAIR or Public PAIR. Status information for unpublished applications is available through Private PAIR only. For more information about the PAIR system, see http://pair-direct.uspto.gov. Should you have questions on access to the Private PAIR system, contact the Electronic Business Center (EBC) at 866-217-9197 (toll-free).

Chat C. Do Examiner Art Unit 2124

November 26, 2004

TODD INGBERG /